EasyManuals Logo
Home>Omron>Controller>CJ2M-CPU Series

Omron CJ2M-CPU Series Connection Guide

Omron CJ2M-CPU Series
64 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #39 background imageLoading...
Page #39 background image
7
Serial Communications Connection Procedure
36
18
The read data [00], [02], [00],
and [00] in step 13 correspond
to the table of "Direct I/O and
electromagnetic brake status"
shown on the right.
OUT0 (Bit 0) = 0
OUT1 (Bit 1) = 1
This indicates that they accord
with the OUTPUT status of I/O
(direct I/O) signals in step 17.
Direct I/O and electromagnetic brake status (00D4h, 00D5h)
Address(Hex)
Description of address
00D4h
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
-
-
-
-
-
-
MB
-
[00]
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
-
-
-
-
-
OUT1
OUT2
[02]
Address(Hex)
Description of address
00D5h
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
-
-
-
-
-
-
-
-
[00]
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
IN6
IN5
IN4
IN3
IN2
IN1
IN0
[00]

Other manuals for Omron CJ2M-CPU Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Omron CJ2M-CPU Series and is the answer not in the manual?

Omron CJ2M-CPU Series Specifications

General IconGeneral
BrandOmron
ModelCJ2M-CPU Series
CategoryController
LanguageEnglish

Related product manuals