EasyManuals Logo
Home>Asus>Motherboard>K8N-LR

Asus K8N-LR User Manual

Asus K8N-LR
120 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #73 background imageLoading...
Page #73 background image
ASUS K8N-LR 4-19
MTRR Mapping [Continuous]
Sets the method used for programming CPU MTRRs when 4GB or more
memory is installed on the system. When set to Discrete, the BIOS leaves
the PCI hole below the 4GB boundary undescribed. Set to Continuous to
describe the PCI hole as non-cacheable.
Configuration options: [Continuous] [Discrete]
4.4.2 Chipset
The Chipset menu allows you to change the advanced chipset settings.
Select an item then press <Enter> to display the sub-menu.
NorthBridge Configuration
SouthBridge Configuration
Options for NB.
NorthBridge Configuration
The NorthBridge Configuration menu allows you to change the Northbridge
settings.
Select Screen
Select Item
+- Change Option
F1 General Help
F10 Save and Exit
ESC Exit
NorthBridge Chipset Configuration
Memory Configuration
ECC Configuration
Power Down Control [Auto]
Memory CLK : 200 MHz
CAS Latency (Tcl) : 3.0
RAS/CAS Delay (Trcd) : 3 CLK
Min Active RAS (Tras) : 8 CLK
Row Precharge Time (Trp) : 3 CLK
RAS/RAS Delay (Trrd) : 2 CLK
Row Cycle (Trc) : 11 CLK
Row Refresh Cycle (Trfc) : 14 CLK
Read Write Delay (Trwt) : 4 CLK
Read Preamble : 5.5 ns
Asynchronous Latency : 7 ns

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Asus K8N-LR and is the answer not in the manual?

Asus K8N-LR Specifications

General IconGeneral
BrandAsus
ModelK8N-LR
CategoryMotherboard
LanguageEnglish

Related product manuals