Configuring Serial Interfaces on the Cisco ASR 9000 Series Router
Information About Configuring Serial Interfaces
502
Cisco ASR 9000 Aggregation Services Router Interfaces and Hardware Component Configuration Guide
OL-26061-03
–
Cisco 2-Port and 4-Port Channelized T3 SPAs
–
Cisco 4-Port Channelized OC-12/DS3 line cards
–
Cisco 1-Port Channelized OC-48/STM-16 SPA and line cards
The following hardware supports T1/E1 controllers and DS0 channels:
–
Cisco 2-Port and 4-Port Channelized T3 SPAs
–
Cisco 4-Port Channelized OC-12/DS3 line cards
–
Cisco 1-Port Channelized OC-12/DS0 SPAs and line cards
–
Cisco 1-Port Channelized OC-48/DS3 SPAs and line cards
–
Cisco 1-Port Channelized OC3/STM-1 SPA
–
Cisco 8-Port Channelized T1/E1 SPA
The following hardware supports serial interfaces:
–
Cisco 2-Port and 4-Port Clear Channel T3/E3 SPAs
–
Cisco 2-Port and 4-Port Channelized T3 SPAs
–
Cisco 4-Port Channelized OC-12/DS3 line cards
–
Cisco 1-Port Channelized OC-12/DS0 SPAs and line cards
–
Cisco 1-Port Channelized OC-48/DS3 SPAs and line cards
–
Cisco 1-Port Channelized OC3/STM-1 SPA
–
Cisco 8-Port Channelized T1/E1 SPA
Note The Cisco 2-Port and 4-Port Channelized T3 SPAs can run in clear channel mode, or they can be
channelized into 28 T1 or 21 E1 controllers.
Note The Cisco 4-Port Channelized T3/DS0 SPA can run in clear channel mode, or it can be channelized into
28 T1 or 21 E1 controllers.
• You should have configured the clear channel T3/E3 controller or channelized T3 to T1/E1
controller that is associated with the serial interface you want to configure, as described in the
“Configuring Clear Channel T3/E3 and Channelized T3 and T1/E1 Controllers on the
Cisco ASR 9000 Series Router” module in this manual.
Note On channelized T3 to T1/E1 controllers, serial interfaces are automatically created when users configure
individual DS0 channel groups on the T1/E1 controllers.
Information About Configuring Serial Interfaces
To configure serial interfaces, study the following concepts:
• High-Level Overview: Serial Interface Configuration on Clear-Channel SPAs, page 503
• High-Level Overview: Serial Interface Configuration on Channelized SPAs, page 504
• Cisco HDLC Encapsulation, page 506