EasyManuals Logo
Home>National Instruments>I/O Systems>PCI E Series

National Instruments PCI E Series Programmer's Manual

National Instruments PCI E Series
162 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #50 background imageLoading...
Page #50 background image
Chapter 3 Register Map and Descriptions
©
National Instruments Corporation 3-11 PCI E Series RLPM
Configuration Memory High Register
The Configuration Memory High Register works with the Configuration Memory Low
Register to control the input channel selection multiplexers, gain, range, and mode settings.
This register contains nine of these bits. The contents of this register are cleared by a control
register in the DAQ-STC.
Address: Base address + 12 (hex)
Type: Write-only
Word Size: 16-bit
Bit Map:
Bit Name Description
15, Reserved Reserved—Always write 0 to these bits.
11–6
14–12 ChanType<2..0>Channel Type 2 through 0—These bits indicate which type
of resource is active for the current entry in the scan list.
The following table lists the valid channel types.
15 14 13 12 11 10 9 8
Reserved ChanType2 ChanType1 ChanType0 Reserved Reserved Reserved Reserved
7 6 5 4 3 2 1 0
Reserved Reserved Reserved/
Bank 1
Reserved/
Bank 0
Chan3 Chan2 Chan1 Chan0
Chan Type<2..0> Resource
000 Calibration
001 Differential
010 NRSE
011 RSE
100 X
101 Aux
110 X
111 Ghost

Table of Contents

Other manuals for National Instruments PCI E Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the National Instruments PCI E Series and is the answer not in the manual?

National Instruments PCI E Series Specifications

General IconGeneral
BrandNational Instruments
ModelPCI E Series
CategoryI/O Systems
LanguageEnglish

Related product manuals