EasyManuals Logo
Home>Xilinx>Motherboard>SP701

Xilinx SP701 User Manual

Xilinx SP701
50 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #17 background imageLoading...
Page #17 background image
DDR3L Component Memory
[Figure 2, callout 4]
The 4 Gb, 16-bit wide DDR3L memory system is comprised of one 4 Gb x 16 SDRAM U12.
Manufacturer: Micron
Part Number: MT41K256M16TW-107:P
Descripon:
4 Gb (256 Mb x 16)
1.35V 96-ball TFBGA
The Spartan-7 DDR interface performance is documented in the Spartan-7 FPGAs Data Sheet: DC
and AC Switching Characteriscs (DS189).
This memory system is connected to FPGA U1 bank 34. The DDR3L 0.675V VTT terminaon
voltage is supplied from MP20073DH regulator U13.
The following gure shows the DDR3L memory interface.
Chapter 3: Board Component Descriptions
UG1319 (v1.0) July 12, 2019 www.xilinx.com
SP701 Board User Guide 17
Send Feedback

Other manuals for Xilinx SP701

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx SP701 and is the answer not in the manual?

Xilinx SP701 Specifications

General IconGeneral
BrandXilinx
ModelSP701
CategoryMotherboard
LanguageEnglish

Related product manuals