IMPORTANT: Always refer to the PCI card's manufacturer for the specific PCI card performance
specifications. PCI, PCI-X mode 1, and PCI-X mode 2 cards are supported at different clock
speeds. Select the appropriate PCI-X I/O slot for best performance.
Table 1-8 PCI-X Slot Types
PCI Mode SupportedSupported CardsRopesMaximum Peak
Bandwidth
Maximum MHzSlot
1
I/O Partition
PCI or PCI-X Mode
1
3.3 V001533 MB/s668
2
0
PCI or PCI-X Mode
1
3.3 V002/0031.06 GB/s1337
PCI-X Mode 23.3 V or 1.5 V004/0052.13 GB/s2666
PCI-X Mode 23.3 V or 1.5 V006/0072.13 GB/s2665
PCI-X Mode 23.3 V or 1.5 V014/0152.13 GB/s2664
PCI-X Mode 23.3 V or 1.5 V012/0132.13 GB/s2663
PCI or PCI-X Mode
1
3.3 V010/0111.06 GB/s1332
PCI or PCI-X Mode
1
3.3 V008/0091.06 GB/s1331
PCI or PCI-X Mode
1
3.3 V001533 MB/s668
2
1
PCI or PCI-X Mode
1
3.3 V002/0031.06 GB/s1337
PCI-X Mode 23.3 V or 1.5 V004/0052.13 GB/s2666
PCI-X Mode 23.3 V or 1.5 V006/0072.13 GB/s2665
PCI-X Mode 23.3 V or 1.5 V014/0152.13 GB/s2664
PCI-X Mode 23.3 V or 1.5 V012/0132.13 GB/s2663
PCI or PCI-X Mode
1
3.3 V010/0111.06 GB/s1332
PCI or PCI-X Mode
1
3.3 V008/0091.06 GB/s1331
1 Each slot will auto select the proper speed for the card installed up to the maximum speed for the slot. Placing high
speed cards into slow speed slots will cause the card to be driven at the slow speed.
2 Slot is driven by a single rope and has a maximum speed of 66 MHz.
PCIe Backplane
The 16–slot (8 PCI and PCI-X; 8 PCI-Express) mixed PCI-X/PCI-Express (“PCIe”) I/O backplane
was introduced for the Dual-Core Intel® Itanium® processor 9100 Series release and is heavily
leveraged from the PCI-X backplane design. Only the differences will be descibed here. See
“PCI/PCI-X I/O Subsystem” (page 24) for common content between the two boards..
The PCI-Express I/O backplane comprises two logically independent I/O circuits (partitions) on
one physical board.
• The I/O chip in cell location zero (0) and its associated four PCI-X ASICs, four PCIe ASICs,
and their respective PCI/PCI-X/PCIe slots form PCI-Express I/O partition 0 plus core I/O.
• The I/O chip in cell location one (1) and its associated four PCI-X ASICs, four PCIe ASICs,
and their respective PCI/PCI-X/PCIe slots form PCI-Express I/O partition 1 plus core I/O.
Detailed Server Description 27
To Next Page
Loading...
Need help?
General