EasyManuals Logo
Home>Intel>Server Board>S1200SPL

Intel S1200SPL User Manual

Intel S1200SPL
147 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #137 background imageLoading...
Page #137 background image
Intel® Server Board S1200SP Family Technical Product Specification
123
Checkpoint
Diagnostic LED Decoder
Description
1 = LED On, 0 = LED Off
Upper Nibble
Lower Nibble
MSB
LSB
8h
4h
2h
1h
8h
4h
2h
1h
LED #
#7
#6
#5
#4
#3
#2
#1
#0
C5h
1
1
0
0
0
1
0
1
DXE PCI BUS Hot plug
C6h
1
1
0
0
0
1
1
0
DXE NVRAM cleanup
C7h
1
1
0
0
0
1
1
1
DXE Configuration Reset
00h
0
0
0
0
0
0
0
0
INT19
S3 Resume
40h
0
1
0
0
0
0
0
0
S3 Resume PEIM (S3 started)
41h
0
1
0
0
0
0
0
1
S3 Resume PEIM (S3 boot script)
42h
0
1
0
0
0
0
1
0
S3 Resume PEIM (S3 Video Repost)
43h
0
1
0
0
0
0
1
1
S3 Resume PEIM (S3 OS wake)
BIOS Recovery
46h
0
1
0
0
0
1
1
0
PEIM which detected forced Recovery condition
47h
0
1
0
0
0
1
1
1
PEIM which detected User Recovery condition
48h
0
1
0
0
1
0
0
0
Recovery PEIM (Recovery started)
49h
0
1
0
0
1
0
0
1
Recovery PEIM (Capsule found)
4Ah
0
1
0
0
1
0
1
0
Recovery PEIM (Capsule loaded)
POST Memory Initialization MRC Diagnostic Codes
There are two types of POST Diagnostic Codes displayed by the MRC during memory initialization; Progress
Codes and Fatal Error Codes.
The MRC Progress Codes are displays to the Diagnostic LEDs that show the execution point in the MRC
operational path at each step.
Table 63. MRC Progress Codes
Checkpoint
Diagnostic LED Decoder
Description
1 = LED On, 0 = LED Off
Upper Nibble
Lower Nibble
MSB
LSB
8h
4h
2h
1h
8h
4h
2h
1h
LED
#7
#6
#5
#4
#3
#2
#1
#0
MRC Progress Codes
B0h
1
0
1
1
0
0
0
0
Detect DIMM population
B1h
1
0
1
1
0
0
0
1
Set DDR4 frequency
B2h
1
0
1
1
0
0
1
0
Gather remaining SPD data
B3h
1
0
1
1
0
0
1
1
Program registers on the memory controller level
B4h
1
0
1
1
0
1
0
0
Evaluate RAS modes and save rank information
B5h
1
0
1
1
0
1
0
1
Program registers on the channel level
B6h
1
0
1
1
0
1
1
0
Perform the JEDEC defined initialization sequence
B7h
1
0
1
1
0
1
1
1
Train DDR4 ranks
B8h
1
0
1
1
1
0
0
0
Initialize CLTT/OLTT
B9h
1
0
1
1
1
0
0
1
Hardware memory test and init
BAh
1
0
1
1
1
0
1
0
Execute software memory init
BBh
1
0
1
1
1
0
1
1
Program memory map and interleaving

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S1200SPL and is the answer not in the manual?

Intel S1200SPL Specifications

General IconGeneral
BrandIntel
ModelS1200SPL
CategoryServer Board
LanguageEnglish

Related product manuals