EasyManuals Logo
Home>Intel>Server Board>S1200SPL

Intel S1200SPL User Manual

Intel S1200SPL
147 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #146 background imageLoading...
Page #146 background image
Intel® Server Board S1200SP Family Technical Product Specification
132
Term
Definition
SEL
System event log
SHA1
Secure Hash Algorithm 1
SIO
Server Input/Output
SMBus*
A two-wire interface based on the I
2
C protocol. The SMBus* is a low-speed bus that provides
positive addressing for devices and bus arbitration.
SMI
Server management interrupt. SMI is the highest priority non-maskable interrupt.
SMM
Server management mode
SMS
Server management software
SNMP
Simple Network Management Protocol
SOL
Serial-over-LAN
SPT
Straight pass-through
SRAM
Static random access memory
UART
Universal asynchronous receiver and transmitter
UDP
User Datagram Protocol
UHCI
Universal Host Controller Interface
VLAN
Virtual local area network

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S1200SPL and is the answer not in the manual?

Intel S1200SPL Specifications

General IconGeneral
BrandIntel
ModelS1200SPL
CategoryServer Board
LanguageEnglish

Related product manuals