EasyManuals Logo

Xilinx LogiCORE IP Spartan-6 User Manual

Xilinx LogiCORE IP Spartan-6
51 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #46 background imageLoading...
Page #46 background image
46 www.xilinx.com Spartan-6 FPGA GTP Transceiver Wizard v1.8
UG546 (v1.8) December 14, 2010
Chapter 5: Detailed Example Design
Directory and File Contents
The Spartan
®
-6 FPGA GTP Transceiver Wizard core directories and their associated files
are defined in the following sections.
<project directory>
The <project directory> contains all the CORE Generator project files.
<project directory>/<component name>
The <component name> directory contains the release notes file provided with the core,
which may include last-minute changes and updates.
Table 5-1: Project Directory
Name Description
<component_name>.v[hd]
Main GTP transceiver wrapper. Instantiates
individual GTP tile wrappers. For use in the
target design.
<component_name>.[veo | vho]
GTP Wrapper files instantiation templates.
Includes templates for the GTP Wrapper
module, the IBUFDS, and essential GTP
support modules (such as TX_SYNC).
<component_name>.xco
Log file from the CORE Generator tool
describing which options were used to
generate the GTP wrapper. An XCO file is
generated by the CORE Generator tool for
each core that it creates in the current project
directory. An XCO file can also be used as an
input to the CORE Generator tool.
<component_name>_tile.v[hd]
Individual GTPA1_DUAL transceiver
wrapper to be instantiated in the main GTP
transceiver wrapper. Instantiates the
selected GTPA1_DUAL transceivers with
settings for the selected protocol.
Back to Top
Table 5-2: GTP Wrapper Component Name
Name Description
<project_dir>/<component_name>
s6_gtpwizard_readme.txt
Release notes for the GTP Wizard.
<component_name>.pf
Protocol description for the selected protocol
from the GTP Wizard.
Back to Top

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx LogiCORE IP Spartan-6 and is the answer not in the manual?

Xilinx LogiCORE IP Spartan-6 Specifications

General IconGeneral
Device FamilySpartan-6
Maximum Data Rate3.2 Gbps
Number of TransceiversUp to 8
Supported ProtocolsGigabit Ethernet
Power Supply1.0V, 1.2V, 2.5V, 3.3V
Operating TemperatureCommercial, Industrial
Product NameLogiCORE IP Spartan-6 FPGA Integrated Serial Transceivers

Related product manuals