Texas Instruments Jacinto7 J721E User Manual

ENET EXPANSION COLLETOR
[171450-3106]
WKUP_I2C0
EEPROM_A0,A1,A2
EEPROM_WP
EEPROM
[CAT24C256]
QSGMII PHY
(VSC8514XMK-11)
QSGMII4
REFCLK
MDIO
MDC
RSTn,INTn&
POWEROWN
Clock
Generator
CDCI6214
I2C0_SCL
I2C0_SDA
VOLTAGE
REGULATOR
TPS74801
(x2)
3.3 V
2.5 V
1 V
POWER(12 V, 5 V, 3V3)
STACKED RJ45
WITH INTEGRATED
MAGNETICS
(X2)
LPJG17512AONL
Port 1
Port 2
Port 3
Port 4
J721E EVM Hardware Architecture www.ti.com
28
SPRUIS4A–December 2019–Revised May 2020
Submit Documentation Feedback
Copyright © 2019–2020, Texas Instruments Incorporated
Jacinto7 J721E/DRA829/TDA4VM Evaluation Module (EVM)
Figure 17 shows the Quad Port Ethernet Expansion Board functional block diagram.
Figure 17. Quad Port Ethernet Expansion Functional Block diagram

Texas Instruments Jacinto7 J721E Specifications

General

Brand	Texas Instruments
Model	Jacinto7 J721E
Category	Motherboard
Language	English