Xilinx Spartan-6 LX9 User Manual

Copyright © 2015 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All other brands are property of their respective owners.
Avnet Electronics Marketing 23 of 28 Rev D 24 Apr 2015
2.7.3 Power Results
The power circuitry was tested during the prototyping phase to verify compliance with the Spartan-6 power
requirements, such as:
 Power rail assignment
o Spartan-6 Vccint  1.2 V
o Spartan-6 Vccaux  3.3 V
o Spartan-6 Vcco_0,_1,_2  3.3 V
o Spartan-6 Vcco_3 1.8 V
o LPDDR V
DD
, V
DDQ
 1.8 V
o TPS65708 VCC, VIN1 , VIN2 7 5 V Tolerance
 Tolerance
o 1.2 V  1.14 to 1.26 V
o 1.8 V  1.71 to 1.89 V
o 3.3 V  3.15 to 3.45 V
o 5 V  3.6 to 6.0 V
 Ramp time
o 0.20 to 85 ms
o In-rush current does not overload the power circuitry at start-up
 Monotonicity
o No negative dips in 1.2 V, 1.8 V, or 3.3 V Sequencing
 Sequencing
o Sequencing responds as expected based on design

Xilinx Spartan-6 LX9 Specifications

General

Brand	Xilinx
Model	Spartan-6 LX9
Category	I/O Systems
Language	English