EasyManuals Logo
Home>Xilinx>I/O Systems>Spartan-6 LX9

Xilinx Spartan-6 LX9 User Manual

Xilinx Spartan-6 LX9
28 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #26 background imageLoading...
Page #26 background image
Copyright © 2015 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All other brands are property of their respective owners.
Avnet Electronics Marketing 26 of 28 Rev D 24 Apr 2015
4 Acknowledgements
Avnet would like to acknowledge the following key partners for their key contributions to this project.
Atmel (www.atmel.com)
USB 2.0 Full Speed USB-to- JTAG bridge via Atmel ATMEGA162U2
Micron (www.micron.com/solutions/partner-ecosystem/xilinx)
Multi-I/O SPI Flash
LPDDR Memory
Texas Instruments (www.ti.com/xilinxfpga)
Clock PLL
Power Management Unit for voltage regulation
10/100 Ethernet PHY
TE Connectivity
RJ45 connector
USB-A connector
Micro-B USB connector
DIP switch
Push buttons
USB Protection for electro-static discharge and over-voltage
Xilinx
Spartan-6 FPGA
Xilinx ISE
®
Design Suite (IDS) DVD WebPACK edition
ChipScope™ Pro, XPS, and SDK license voucher (device-locked to XC6SLX9)

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Spartan-6 LX9 and is the answer not in the manual?

Xilinx Spartan-6 LX9 Specifications

General IconGeneral
BrandXilinx
ModelSpartan-6 LX9
CategoryI/O Systems
LanguageEnglish