EasyManuals Logo
Home>Xerox>Printer>560

Xerox 560 Reference Manual

Xerox 560
206 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #47 background imageLoading...
Page #47 background image
PUSH-DOWN
STACK
LIMIT
TRAP
Push-down
stack
overflow or underflow
can
occur
during
execution
of
any
of
the
following instructions:
Operation
Instruction
Mnemonic
Code
Push
Word
PSW
X
'
09
1
Pull Word
PLW
XIOS
I
Push
Multiple
PSM
X'OB
'
Pull
Multiple
PLM
X'OA
'
Modify
Stack
Pointer
MSP
X
'
13
1
During
the
execution
of
any
stack-manipulating
instruction
(see
Chapter
3,
II
Push-down Instructi ons
"),
the
stack
is
either
pushed (words
added
to
stack)
or
pulled
(words
re-
moved from
stack).
In
either
case,
the
space
(5)
and
words
(W)
fields
of
the
stack
pointer
doubleword
are
tested
prior
to moving
any
words.
If
execution
of
the
instruction would
cause
the
space
(5)
field to
become
less
than
0
or
greater
than
2
15
_1,
the
instruction
is
aborted
with memory
and
registers
unchanged.
If
TS
(bit 32)
of
the
stack
pointer
doubleword is
set
to
0,
the
basic
processor traps to
location
X'421.
If
TS
is
set
to 1,
the
trap
is
inhibited
and
the
basic
processor processes the
next
instruction.
If
execution
of
the
instruction would
cause
the
words
(W)
field
to
become
less
than
0
or
greater
than
2
15
_1,
the
instruction
is
aborted
with
memory
and
registers
unchanged.
If
TW
(bit 4S)
of
the
stack
pointer
doubleword is
set
to
0,
the
basic
processor
traps
to
location
X'421.
If
the
TW
is
set
to 1,
the
trap
is
inhibited
and
the
basic
processor processes the
next
instruc-
tion.
If
trapping is
inhibited,
CC
1 or
CC3
is
set
to 1
to
indicate
the
reason for
aborting
the
instruction.
The
stack
pointer
doubleword, memory,
and
registers
are
modified
only
if
the
instruction
is
successfully
executed.
If a push-down instruction
traps,
the
execution
of
X
PSD
or
PSS
in
trap
location
X
'
42
1
is
as follows:
1.
Store
the
current
PSWs. The
condition
codes
that
are
stored
are
those
that
existed
prior
to
execution
of
the
aborted
push-down
instruction.
2.
Store
general
registers
if
PSS.
3.
Load
the
new PSWs. The
condition
code
and
instruc-
tion address portions
of
the
PSWs
remain
at
the
va lue
loaded
from
memory.
FIXED-POINT
OVERFLOW
TRAP
Overflow
can
occur
for
any
of
the
following instructions:
Instruction
Load Absolute Word
Load Absolute Doubleword
Mnemonic
LAW
LAD
Operation
Code
X
'
3B
'
X'1B
'
Operation
Instruction
Mnemonic
Code
Load Complement Word
LCW
X
'
3A
'
Load Comp lement Doub I eword
LCD
X
'
1A
'
Add
Ha
Ifword
AH
X
'
50
'
Subtract
Halfword
SH
X
'
5S
'
Divide Halfword
DH
X
'
56
1
Add Immediate
AI
X
'
20
'
Add Word
AW
X
'
30
'
Subtract
Word
SW
X
l
3S
1
Divide Word
DW
X
'
36
1
Add Doubleword
AD
XllOl
Subtract
Doub leword
SD
X
'
1S
1
Modify and Test Halfword
MTH
X
'
53
1
Modify
and
Test Word
MTW
X
'
33
1
Add Word
to
Memory
AWM
X
I
66
1
Except for
the
instructions DIVIDE HALFWORD (DH)
and
DIVIDE
WORD (DW),
instruction
execution
is
allowed
to
proceed
to
completion.
CC2
is
set
to
1
and
CC3
and
CC4
represent
the
actual
result (0,
-,
or
+)
after
overflow.
If
the
fixed-point
arithmetic
trap
mask (bit
11
of
PSWs)
is
a 1,
the
basic
processor traps
to
location
X
143
1
instead
of
executing
the
next
instruction in
sequence.
For
DWand
DH,
the
instruction
execution
is
aborted
with-
out
changing
any
register,
and
CC2
is
set
to 1; CC 1,
CC3,
and
CC4
remain
unchanged
from
their
values
at
the
end
of
the
instruction immediately prior
to
the
DW
or
DH.
If
the
fixed-point
arithmetic
trap
mask
is
a 1,
the
basic
processor
traps to
location
X
I
43
1
instead
of
executing
the
next
instruc-
tion
in
sequence.
The
execution
of
XPSD
or
PSS
in
trap
location
X
I
43
1
is
as
follows:
1.
Store
the
current
PSWs. (Store
general
registers if PSS.)
If
the
instruction
trapped
was
any
instruction
other
than
DW
or DH,
the
stored
condition
code
is
interpreted
as
follows:
CClt
CC2
CC3
CC4
Meaning
_tt
0 0 Result
after
overflow
is
zero.
o
o
Result
after
overflow
is
negative.
Result
after
overflow
is
positive.
tCC1 remains
unchanged
for instructions
LCW,
LAW,
LCD,
and
LAD.
tt
A hyphen
indicates
that
the
condition
code
bits
are
not
af-
fected
by
the
condition
given
under
the
"Meaning
II
heading.
Trap System
41

Table of Contents

Other manuals for Xerox 560

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xerox 560 and is the answer not in the manual?

Xerox 560 Specifications

General IconGeneral
BrandXerox
Model560
CategoryPrinter
LanguageEnglish

Related product manuals