Block Diagram
Output Range
DC Offset < 320 mV
-7.96 dB -15.91 dB -23.87 dB -23.87 dB
(post)
4 Vpp - 1.44 Vpp In Out Out Out
1.6 Vpp - 576 mVpp Out In Out Out
640 mVpp - 230 mVpp Out Out In Out
256 mVpp - 92 mVpp In Out In Out
102.4 mVpp - 36.86 mVpp Out In In Out
40.96 mVpp - 1.00 mVpp In In In Out
The output relay when enabled provides the waveform to the front panel BNC connector. Additionally, this relay, when
disabled, routes the signal to the Modulation ADC for internal self-test and calibration routines.
The output relay is controlled by the FPGA. Two circuits provide overvoltage and over current protection, primarily from
an external circuit. The instrument can source very low output impedances.
The Sync output signal is generated as a waveform from the FPGA to the Sync DAC.
External trigger in and out is chassis referenced at the BNC connector but is isolated before the FPGA.
Modulation in is an isolated input to the A/D converter. The FPGA applies the modulation signal to the output wave-
form.
The instrument's clock generator employs a 10-MHz crystal oscillator and a phase-locked loop to generate the 250-MHz
clocks used by the FPGA and Waveform DACs. When an external 10-MHz frequency reference is used, a digital phase-
locked loop in the FPGA keeps the crystal oscillator in sync.
408 Agilent 33500 Series Operating and Service Guide
To Next Page
Loading...
Need help?
General
