EasyManuals Logo

Xilinx Virtex UltraScale+ FPGAs User Manual

Xilinx Virtex UltraScale+ FPGAs
145 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #56 background image
Figure 25: TX Data Transmitted
TXUSRCLK and TXUSRCLK2 Generation
The TX interface includes two parallel clocks: TXUSRCLK and TXUSRCLK2. TXUSRCLK is the
internal clock for the PCS logic in the GTM transmier. The required rate for TXUSRCLK
depends on the internal datapath width of the GTM_DUAL primive and the TX line rate of the
GTM transmier. The following equaon shows how to calculate the required rate for
TXUSRCLK for all cases.
Chapter 3: Transmitter
UG581 (v1.0) January 4, 2019 www.xilinx.com
Virtex UltraScale+ GTM Transceivers 56
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex UltraScale+ FPGAs and is the answer not in the manual?

Xilinx Virtex UltraScale+ FPGAs Specifications

General IconGeneral
BrandXilinx
ModelVirtex UltraScale+ FPGAs
CategoryTransceiver
LanguageEnglish

Related product manuals