EasyManua.ls Logo

Xilinx ChipScope Pro User Manual

Xilinx ChipScope Pro
226 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #188 background imageLoading...
Page #188 background image
188 www.xilinx.com ChipScope Pro Software and Cores User Guide
UG029 (v14.3) October 16, 2012
Chapter 5: ChipScope Engine Tcl Interface
::chipscope::csefpga_is_sys_mon_supported
Tests if a System Monitor commands are supported for the target FPGA device.
Syntax
::chipscope::csefpga_is_sys_mon_supported handle idcode
Arguments
Returns
Returns 1 if the device referred to by idcode contains a System Monitor block, otherwise
returns 0.
An exception is thrown if the command fails.
Example
Determine if the device referred to by $idcode contains a System Monitor block
%set hasSysMon [csefpga_is_sys_mon_supported $handle $idcode]
Back to list of all CseFpga Tcl Commands
Table 5-55: Arguments for Subcommand
::chipscope::csefpga_is_sys_mon_supported
Argument Type Description
handle
Required
Handle to the session that is returned by
::chipscope::csejtag_session create.
idcode IDCODE for the desired device.

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Xilinx ChipScope Pro and is the answer not in the manual?

Xilinx ChipScope Pro Specifications

General IconGeneral
BrandXilinx
ModelChipScope Pro
CategoryComputer Hardware
LanguageEnglish

Summary

Chapter 1: Introduction

ChipScope Pro Tools Overview

Overview of ChipScope Pro tools for FPGA debugging and analysis.

ChipScope Pro Tools Description

Brief description of various ChipScope Pro tools and cores.

System Requirements

Outlines the necessary operating system and software tools for ChipScope Pro.

Chapter 2: Using the Core Generator Tools

Overview

Introduction to using the Xilinx CORE Generator tool for ChipScope Pro cores.

Generating Cores for ICON, ILA, VIO and ATC2 Cores

Instructions for generating ICON, ILA, VIO, and ATC2 cores.

Chapter 3: Using the ChipScope Pro Core Inserter

ChipScope Pro Core Inserter Overview

Description of the post-synthesis tool for inserting debug cores.

Using the ChipScope Pro Core Inserter with ISE Project Navigator

Guide for integrating the Core Inserter with Project Navigator.

ChipScope Pro Core Inserter Features

Details on working with projects, preferences, and inserting cores.

Chapter 4: Using the ChipScope Pro Analyzer

ChipScope Pro Analyzer Overview

Introduction to the ChipScope Pro Analyzer tool for debugging.

ChipScope Pro Analyzer Client Interface

Description of the GUI components of the ChipScope Pro Analyzer client.

Trigger Setup Window

Configuration interface for setting up triggers for ILA cores.

Waveform Window

Displays captured data as a waveform, similar to logic analyzers.

Chapter 5: ChipScope Engine Tcl Interface

Overview

Introduction to Tcl scripting access for JTAG and ChipScope cores.

CSE/Tcl Command Summary

Summary of CSE/Tcl commands categorized for JTAG, FPGA, and cores.

CseJtag Tcl Commands

Detailed description of JTAG interface status and control commands.

Appendix A: ChipScope Pro Tools Troubleshooting Guide

ChipScope Pro Tools Installation Troubleshooting

Guidance on common errors and issues with ChipScope Pro tool installation.

Xilinx JTAG Programming Cable Troubleshooting

How to troubleshoot common Xilinx JTAG cable connection issues.

ChipScope Pro Analyzer Core Troubleshooting

Deals with issues in core detection, triggering, and data display.

Appendix B: References

Documents specific to multi-gigabit serial transceivers:

Lists documents related to multi-gigabit serial transceivers.

Xilinx Tools and Solutions

References to Xilinx tools and solutions documentation.

Related product manuals