ZCU102 Evaluation Board User Guide www.xilinx.com 55
UG1182 (v1.2) March 20, 2017
Chapter 3: Board Component Descriptions
X-Ref Target - Figure 3-17
Figure 3-17: I2C0 Bus Topology
%$1.
36,&
0,2
0,2
%$1.
3/,&
--
036
3B
3B
8
8
8
7&$$
7&$$
8
8
,&B6'$6&/
6'$
6&/
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
VCCPSPLL_EN
MGTRAVCC_EN
MGTRAVTT_EN
VCCPSDDRPLL_EN
MI026_PMU_INPUT_LS
PS_GTR_LANE_SEL0
PS_GTR_LANE_SEL1
PS_GTR_LANE_SEL2
PS_GTR_LANE_SEL3
PCIE_CLK_DIR_SEL
IIC_MUX_RESET_B
GEM3_EXP_RESET_B
FMC_HPC0_PRSNT_M2C_B
8
6'$
6&/
8
3&$$
6'6&
6'6&
6'6&
6'6&
36B30%86B6'$6&/
3/B30%86B6'$6&/
MAXIM_PMBUS_SDA/SCL
SYSMON_SDA/SCL
6'$
6&/
8
FMC_HPC1_PRSNT_M2C_B
PL_PMBUS_ALERT
PS_PMBUS_ALERT
MAXIM_PMBUS_ALERT
PL_DDR4_VTERM_EN
PL_DDR4_VPP_2V5_EN
PS_DIMM_VDDQ_TO_PSVCCO_ON
PS_DIMM_SUSPEND_EN
PS_DDR4_VTERM_EN
PS_DDR4_VPP_2V5_EN
[
[
[
;
/6
/6
To Next Page
Loading...
Need help?
General
