EasyManuals Logo
Home>Xilinx>Motherboard>ZCU102

Xilinx ZCU102 User Manual

Xilinx ZCU102
137 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #71 background imageLoading...
Page #71 background image
ZCU102 Evaluation Board User Guide www.xilinx.com 71
UG1182 (v1.2) March 20, 2017
Chapter 3: Board Component Descriptions
User PMOD GPIO Headers
[Figure 2-1, callout 19]
The ZCU102 evaluation board supports two PMOD GPIO headers J55 (right-angle female)
and J87 (vertical male). The PMOD nets are wired to the XCZU9EG device U1 bank 47.
Figure 3-28 shows the GPIO PMOD headers J55 and J87. Table 3-31 lists the connections
between the XCZU9EG MPSoC and the PMOD connectors.
X-Ref Target - Figure 3-27
Figure 3-27: SFP/SFP+ Clock Recovery
X-Ref Target - Figure 3-28
Figure 3-28: PMOD Connectors
;
Send Feedback

Table of Contents

Other manuals for Xilinx ZCU102

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx ZCU102 and is the answer not in the manual?

Xilinx ZCU102 Specifications

General IconGeneral
BrandXilinx
ModelZCU102
CategoryMotherboard
LanguageEnglish

Related product manuals