IEEE488.2 Commands
Copyright © ITECH Electronic Co., Ltd. 21
ITECH Ltd, IT88XX,
XXXXXXXXXXXXXXXXXX, 1.21-1.28
<AARD> Field Information
ITECH Ltd Technologies Manufacturer
IT88XX Model
XXXX….. Serial Number
1.21-1.28 Firmware Revision
*OPC
This command causes the interface to set the OPC bit (bit 0) of the Standard
Event Status register when the electronic load has completed all pending
operations. (See *ESE for the bit configuration of the Standard Event Status
registers.) Pending operations are complete when:
All commands sent before *OPC have been executed. This includes
overlapped commands. Most commands are sequential and are completed
before the next command is executed. Overlapped commands are
executed in parallel with other commands. Commands that affect trigger
actions are overlapped with subsequent commands sent to the electronic
load. The *OPC command provides notification that all overlapped
commands have been completed.
All triggered actions are completed and the trigger system returns to the
Idle state.
*OPC does not prevent processing of subsequent commands but Bit 0 will not
be set until all pending operations are completed. The query causes the
interface to place an ASCII "1" in the Output Queue when all pending
operations are completed.
*PSC
This command is used to control whether the electronic load will generate a
service request when power on again.
1 OR ON: When the load power on, status byte enable register, operate event
enable register, query event enable register and standard event enable register
will be cleared.
0 OR OFF: The value of status byte enable register, operate event enable
register, query event enable register and standard event enable register will be
stored in the none-volatile storage, which will be recalled when power on.
Command Syntax *PSC <bool>
Parameters 0|1|ON|OFF
Query Syntax *PSC?
Returned Parameters 0|1
To Next Page
Loading...
Need help?
General
