Intel386™ EX EMBEDDED MICROPROCESSOR USER’S MANUAL
12-22
Figure 12-14. Demand Data-transfer Mode with Single Buffer-transfer Mode
After initialization, the DMA channel is
programmed with the requester and target
addresses and a byte count.
DMA gains bus control.
DMA transfers one byte or word of data
and decrements the byte count.
DMA channel relinquishes bus control.
Buffer transfer is complete, so channel
becomes idle.
Yes
No
DREQ
n
active?
Yes
No
DMA channel
relinquishes
bus control.
A2338-02
DREQ
n
active?
Yes
No
Byte
count = FFFFFFH
or EOP#
active?
To Next Page
Loading...
Need help?
General
