EasyManuals Logo
Home>Intel>Computer Hardware>386

Intel 386 User Manual

Intel 386
691 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #446 background imageLoading...
Page #446 background image
14-11
CHIP-SELECT UNIT
14.3.3 Bus Cycle Length Control
Each chip-select channel controls how bus cycles to its address block terminate. Each channel can
generate up to 31 wait states and then unconditionally terminate or wait for an external bus ready
signal to terminate. If the channel is programmed for wait states and to sample external READY#,
the external READY# is ignored until the programmed number of wait states has been inserted
into the cycle. If greater than 31 wait states are required, ready must be generated externally, and
the external READY# option must be selected.
NOTE
When a chip-select region overlaps on-chip peripheral addresses, the on-chip
peripheral always generates READY# and overrides the channels
configuration.
14.3.4 Bus Size Control
The processor assumes that the currently addressed device requires a 16-bit data bus unless the
bus size control pin (BS8#) is asserted. When asserted, BS8# tells the processor that the addressed
device requires an 8-bit data bus. You can program a chip-select channel specifically for 8-bit de-
vices. This causes the CSU to assert BS8# automatically each time it activates the channel.
14.3.5 Overlapping Regions
You can configure CSU channels to have overlapping address blocks. When channels with over-
lapping address blocks have different bus cycle length and bus size configurations, the CSU must
adjust these parameters. Figure 14-3 shows how the CSU adjusts the bus cycle length. In the case
of different bus sizes, the CSU defaults to an 8-bit bus size.
If one overlapping chip-select region has the RDY bit set and the other overlapping region does
not, the CSU defaults to the ‘RDY Bit Set’ operation; in this case an external READY# is neces-
sary to terminate accesses to the address locations in which the two chip-selects overlap.
NOTE
If a bus cycle address activates multiple overlapping CSU channels, all the
enabled chip-select signals of those channels go active. To avoid contention on
the data bus, care must be taken when using these chip-select signals
externally.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 386 and is the answer not in the manual?

Intel 386 Specifications

General IconGeneral
BrandIntel
Model386
CategoryComputer Hardware
LanguageEnglish

Related product manuals