EasyManuals Logo
Home>Xilinx>Motherboard>VCK190 Series

Xilinx VCK190 Series User Manual

Xilinx VCK190 Series
79 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #58 background imageLoading...
Page #58 background image
See the HDMI Transmier and Receiver Subsystem Answer Record 70514 for HDMI-compliant
references.
For more details on the TI SN65DP159RGZ and TMDS181 HDMI remers, see the component
data sheets on the Texas Instruments website. For more details on the IDT 8T49N241, see the
component data sheet on the Integrated Device Technology, Inc. website.
The detailed ACAP connecons for the feature described in this secon are documented in the
VCK190 board XDC le, referenced in Appendix B: Xilinx Design Constraints.
GTY201 GTY203: FMCP1 and GTY203 GTY206: FMCP2
FPGA Mezzanine Card Interface
[Figure 3, callout 20 and 21]
The VCK190 evaluaon board supports the VITA 57.4 FPGA mezzanine card (FMC+ or FMCP)
specicaon by providing a subset implementaon of the high pin count connectors at J51
(FMCP1) and J53 (FMCP2). FMC+ connectors use a 14 x 40 form factor, populated with 560
pins. The connector is keyed so that a mezzanine card, when installed on the VCK190 evaluaon
board, faces away from the board.
The FMCP1 DP[0:11] are connected across ACAP U1 GTY201-GTY203. The FMCP2 DP[0:11]
are connected across ACAP U1 GTY204-GTY206. The FMCP1 and FMCP2 LA[0:33] bus and
dierenal CLK pairs are connected across the banks 706, 707, and 708 triplet.
The detailed ACAP connecons for the feature described in this secon are documented in the
VCK190 board XDC le, referenced in Appendix B: Xilinx Design Constraints.
FMC+ Connector Type
The Samtec SEAF series, 1.27 mm (0.050 in) pitch mates with the SEAM series connector. For
more informaon about the SEAF series connectors, see the Samtec, Inc. website.
The 560-pin FMC+ connector dened by the FMC specicaon (see Appendix A: VITA 57.4
FMCP Connector Pinouts) provides connecvity for up to:
160 single-ended or 80 dierenal user-dened signals
24 transceiver dierenal pairs
6 transceiver (GBTCLK) dierenal clocks
4 dierenal (CLK) clocks
1 dierenal (REFCLK) clock (both C2M and M2C pairs)
1 dierenal (SYNC) clock (both C2M and M2C pairs)
Chapter 3: Board Component Descriptions
UG1366 (v1.0) January 7, 2021 www.xilinx.com
VCK190 Board User Guide 58
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx VCK190 Series and is the answer not in the manual?

Xilinx VCK190 Series Specifications

General IconGeneral
BrandXilinx
ModelVCK190 Series
CategoryMotherboard
LanguageEnglish

Related product manuals