Mitsubishi Electric MELSEC-Q00U(J)CPU User Manual

410
4.11 Interrupt Pointer(I)
The interrupt pointer (I) is used as a label at the start of an interrupt program, and can be used in any programs.
(1) Number of available points
The number of points and the range available for the interrupt pointer are shown below.
(2) Interrupt factors
The interrupt factors for the available interrupt pointers are shown below.
*1 For available interrupt modules, refer to the following.
QCPU User's Manual (Hardware Design, Maintenance and Inspection)
*2 The corresponding module is an intelligent communication module. For details, refer to the manual for each module.
*3 Applicable when using the Universal model QCPU and motion controller that support the multiple CPU high speed
transmission.
*4 This module can be a serial communication module, MELSECNET/H module, Ethernet module, or high-speed counter
module. For details, refer to the manual for each module.
*5 Only the High-speed Universal model QCPU and Universal model Process CPU support the use of I49.
To use the intelligent function module interrupt ( Page 231, Section 3.22), the intelligent function module setting
(interrupt pointer setting) is required in the "PLC system" tab of the PLC parameter dialog box. ( Page 438, Appendix
1.2.2)
CPU module Point Range
Q00UJCPU, Q00UCPU, Q01UCPU 128 points I0 to I127
Q02UCPU, Q03UD(E)CPU, Q03UDVCPU, Q04UD(E)HCPU, Q04UDVCPU,
Q04UDPVCPU, Q06UD(E)HCPU, Q06UDVCPU, Q06UDPVCPU, Q10UD(E)HCPU,
Q13UD(E)HCPU, Q13UDVCPU, Q13UDPVCPU, Q20UD(E)HCPU, Q26UD(E)HCPU,
Q26UDVCPU, Q26UDPVCPU, Q50UDEHCPU, Q100UDEHCPU
256 points I0 to I255
Interrupt factor Interrupt pointer No. Description
Interrupt by an interrupt module
*1
I0 to I15 Interrupt input from an interrupt module
Interrupt by a sequence-started module I16 to I27
Interrupt from an AnS/A series special function module
*2
that is
capable of starting an interrupt in the CPU module
Interrupt by the internal timer
I28 to I31, I49
*5
Fixed scan interrupt by the internal timer of the CPU module
Multiple CPU synchronous interrupt
*3
I45
Fixed scan interrupt to execute synchronized control with the
operation cycle of a motion controller
Intelligent function module interrupt I50 to I255
Interrupt from an intelligent function module
*4
Interrupt pointer (interrupt program label)
Interrupt program
IRET
I

Mitsubishi Electric MELSEC-Q00U(J)CPU Specifications

General

Series	MELSEC-Q
Model	Q00U(J)CPU
Power supply voltage	24 VDC
Operating temperature	0 to 55 °C
Number of I/O Points	4096 points
Programming Language	Ladder, Instruction list, SFC, Function block, Structured text
Execution Speed (LD instruction)	0.08 µs
Dimensions	90 x 90 x 90 mm
Weight	0.5 kg
Processing speed	0.08 µs
Built-in ports	RS-232
Communication	Ethernet, Serial
Type	Programmable Logic Controller (PLC)

Summary

SAFETY PRECAUTIONS

Design Precautions

Configure external safety circuits and understand output status upon fault detection for system safety and reliability.

CONDITIONS OF USE FOR THE PRODUCT

INTRODUCTION

MANUALS

CPU module user's manual

Details specifications, functions, maintenance, troubleshooting, and error codes of CPU modules.

Programming manual

Describes instructions, programming, and error codes for various programming languages like SFC.

MANUAL PAGE ORGANIZATION

TERMS

PART 1 PROGRAMMING

CHAPTER 1 BASIC PROCEDURE FOR PROGRAMMING

Covers fundamental programming steps: project creation, program creation, conversion, writing, checking, and saving.

CHAPTER 2 APPLICATION OF PROGRAMMING

Details programming concepts like memory, files, base units, I/O assignment, and scan time structure.

PART 2 FUNCTIONS

CHAPTER 3 FUNCTIONS

Describes various functions of the Universal model QCPU, including lists, operations, and settings.

CHAPTER 4 DEVICES

4.1 Device List

Lists all internal user devices, internal system devices, link direct devices, and other devices with their points and ranges.

4.2 Internal User Devices

Details internal user devices like input (X), output (Y), internal relay (M), latch relay (L), annunciator (F), edge relay (V), timers, counters, registers.

4.3 Internal System Devices

Describes fixed internal system devices like function devices (FX, FY, FD), special relays (SM), and special registers (SD).

4.4 Link Direct Device

Explains direct access to link devices in CC-Link IE, MELSECNET/H modules, and their specification methods.

4.5 Module Access Devices

Details intelligent function module device and cyclic transmission area device for accessing buffer memory and shared memory.

4.6 Index Register (Z)/Standard Device Resister (Z)

Explains index registers for indirect specification and standard device registers for higher speed operations.

4.7 File Register (R)

Describes file register usage, storage location, size, differences from link refresh, and registration procedures.

4.8 Extended Data Register (D) and Extended Link Register (W)

Explains extended data and link registers as extensions to data and link registers, using file register area.

4.9 Nesting (N)

Details nesting (N) device used with master control instructions for programming operation conditions.

4.10 Pointer (P)

Explains pointers used for jump and subroutine call instructions, including local and common pointer types.

4.11 Interrupt Pointer(I)

Describes interrupt pointers for starting interrupt programs and lists available interrupt factors and their priorities.

4.12 Other Devices

Covers SFC block devices (BL), Network No. specification devices (J), I/O No. specification devices (U), and Macro instruction argument devices (VD).

CHAPTER 5 CONSTANTS

5.1 Decimal Constant (K)

Specifies decimal data in sequence programs using the 'K' notation.

5.2 Hexadecimal Constant (H)

Specifies hexadecimal or BCD data in sequence programs using the 'H' notation.

5.3 Real Number (E)

Specifies real numbers in sequence programs using the 'E' notation for floating-point data.

5.4 Character String (" ")

Specifies character strings in sequence programs using characters enclosed in quotation marks.

CHAPTER 6 CONVENIENT USAGE OF DEVICES

6.1 Global Device

Describes global devices that can be shared by multiple programs, stored in CPU module device memory.

6.2 Local Device

Explains local devices used independently for each program, allowing multiple programs without conflicts.

APPENDICES

Appendix 1 Parameters

Details parameters for programmable controller systems, including PLC, Network, and Remote Password settings.

Appendix 2 Functions Added or Changed by Version Upgrade

Lists functions added or changed based on CPU module and programming tool versions.

Appendix 3 CPU Module Processing Time

Describes scan time structures and CPU module processing times for various operations.

Appendix 4 Data Used in Sequence Programs

Explains numeric representations like BIN, HEX, BCD, and real numbers used in sequence programs.

Appendix 5 Replacing Basic Model QCPU or Qn(H)CPU with QnUCPU

Provides precautions and methods for replacing basic or high performance QCPU with Universal model QCPU.

Appendix 6 Precautions for Replacing QnUD(E)(H)CPU with QnUDVCPU/QnUDPVCPU

Details precautions and replacement methods when migrating from QnUD(E)(H)CPU to QnUDVCPU/QnUDPVCPU.

Appendix 7 Precautions for Replacing QnPHCPU with QnUDPVCPU

Provides precautions for replacing QnPHCPU with QnUDPVCPU.

Appendix 8 Precautions for Using GX Works2 and Differences with GX Developer

Covers precautions and differences when using GX Works2 versus GX Developer.

Appendix 9 Ways to Use Different Types of the Backup/restoration Function

Explains how to use various types of backup/restoration functions for GOT and CPU modules.

REVISIONS

WARRANTY