System architecture
145
Specifications
System architecture
Table 16 describes the system architecture of the ED-DCX-4S-B.
Table 16 System architecture (page 1 of 2)
Fibre Channel Ports Up to 192 ports, universal (E_Port, F_Port, FL_Port, EX_Port, and M_Port)
Control Processor Redundant (active/standby) control processor modules
Scalability Full fabric architecture: 239 switches maximum
Performance 1.063 Gbps line speed, full duplex
2.125 Gbps line speed, full duplex
4.25 Gbps line speed, full duplex
8.50 Gbps line speed, full duplex
10.51875 Gbps line speed, full duplex (with PB-48K-10G-6 blade)
Autosensing of 1, 2, 4, and 8 Gbps port speeds optionally programmable to fixed port speed,
speed matching between 1, 2, 4, and 8 Gbps port speeds. Range depends on use of 4 Gbps
or 8 Gbps SFPs
ISL Trunking Can use up to 8 ports in a trunk group to form a 64 Gbps trunk
Aggregate bandwidth 3 Tbps per chassis
Switch latency PB-DCX-16P blade:
<2.1 µsec any port to any port at 8 Gbps, cut-through routing.
PB-DCX-32P blade:
<2.1 µsec any port to any port at 8 Gbps, cut-through routing.
PB-DCX-48P blade:
<2.1 µsec any port to any port at 8 Gbps, cut-through routing.
PB-48K-AP4-18 blade:
<3.6 µsec any port to any port at 4 Gbps, cut-through routing.
PB-48K-18i blade:
<3.6 µsec any port to any port at 4 Gbps, cut-through routing.
Maximum frame size 2112-byte payload
Frame buffers 2048 per ASIC, dynamically allocated
Classes of service Class 2, Class 3, Class F (interswitch frames)
To Next Page
Loading...
Need help?
General
