EasyManuals Logo
Home>Renesas>Computer Hardware>RL78 Series

Renesas RL78 Series User Manual

Renesas RL78 Series
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1234 background imageLoading...
Page #1234 background image
RL78/F13, F14 CHAPTER 17 LIN/UART MODULE (RLIN3)
R01UH0368EJ0210 Rev.2.10 1202
Dec 10, 2015
(b) Response Transmission
Figure 17-6 shows the operation of the LIN/UART module (LIN master mode) in response transmission. Table
17-8 provides processing in response transmission.
Figure 17-6. Operation in Response Transmission
Table 17-8.
Processing in Response Transmission
Step Software processing LIN/UART module processing
(1) (When in frame separate mode)
 Sets the RTS bit in the LTRCn register to
1 (response transmission/reception
started).
(When not in frame separate mode)
 Waits for an interrupt request .
(When in frame separate mode)
 Waits for the setting of the RTS bit in the LTRCn register to 1 by software.
 When the bit is set to 1, sends a response space.
(When not in frame separate mode)
 Sends a response space.
(2) Waits for an interrupt request. Transmits the data 1.
(3) Transmits an inter-byte space.
(4)
 Transmits the data 2.
 Transmits an inter-byte space
 Transmits the data 3.
 Transmits an inter-byte space
(Repeats the transmission of inter-byte spaces as many times as the data
length specified in bits RFDL[3:0] in the LDFCn register, and stops the
transmission when the BER flag in the LESTn register is 1 (bit error detected).
If an error occurs, does not perform the Checksum transmission in item (5)).
:
(5) Transmits the checksum.
(6)
 Sets a successful frame/wake-up transmission flag.
 Sets the FTS bit in the LTRCn register to 0 (frame transmission or wake-up
transmission/reception stopped).
(When in frame separate mode)
 Sets the RTS bit in the LTRCn register to 0 (response transmission/reception
stopped).
(7)
 Processing after communication
Checks the LSTn register and clears
flags.
Idle
For information about error detection, refer to 17.4.6 Error Status.
Header
Inter-byte space
Response
(1) (2) (3)(4) (6) (7)(5)
Data 1
Data field Data field
Checksum
ChecksumData 2
Interrupt
ID +
parity
Response space
Inter-frame space

Table of Contents

Other manuals for Renesas RL78 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78 Series and is the answer not in the manual?

Renesas RL78 Series Specifications

General IconGeneral
BrandRenesas
ModelRL78 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals