RL78/F13, F14 CHAPTER 17 LIN/UART MODULE (RLIN3)
R01UH0368EJ0210 Rev.2.10 1197
Dec 10, 2015
17.3.1 LIN Reset Mode
Setting the OM0 bit in the LCUCn register to 0b (LIN reset mode) causes a transition to LIN reset mode. The change to LIN
reset mode can be verified by determining that the OMM0 bit in the LMSTn register has been set to 0b (LIN reset mode). In
this mode, the LIN communication and the UART communication functions are all halted, and fLIN also stops.
From LIN reset mode, transitions to LIN mode, UART mode, and LIN self-test mode can be made.
When the mode changes to LIN reset mode, the following registers are initialized to their reset values, and as long as LIN
reset mode is in effect, they retain their initial values.
ï‚·ï€ LTRCn register
ï‚·ï€ LSTn register
ï‚·ï€ LESTn register
ï‚·ï€ LUOERn register
The following registers retain their previous values even when a transition to LIN reset mode is made:
ï‚·ï€ LCHSEL register
ï‚·ï€ LWBRn register
ï‚·ï€ LBRPn0 register
ï‚·ï€ LBRPn1 register
ï‚·ï€ LUSCn register
ï‚·ï€ LMDn register
ï‚·ï€ LBFCn register
ï‚·ï€ LSCn register
ï‚·ï€ LWUPn register
ï‚·ï€ LIEn register
ï‚·ï€ LEDEn register
ï‚·ï€ LDFCn register
ï‚·ï€ LIDBn register
ï‚·ï€ LCBRn register
ï‚·ï€ LUDBn0 register
ï‚·ï€ LDBnm register (m = 1 to 8)
ï‚·ï€ LUORn1 register
ï‚·ï€ LUTDRn register
ï‚·ï€ LURDRn register
ï‚·ï€ LUWTDRn register