R8C/20 Group, R8C/21 Group 5. Resets
Rev.2.00 Aug 27, 2008 Page 22 of 458
REJ09B0250-0200
Table 5.2 lists the Pin Functions after Reset, Figure 5.2 shows CPU Register Status after Reset, Figure 5.3 shows
Reset Sequence, and Figure 5.4 shows the OFS Register.
Figure 5.2 CPU Register Status after Reset
Table 5.2 Pin Functions after Reset
Pin Name Pin Functions
P0, P1, P2 Input port
P3_0, P3_1, P3_3
to P3_5, P3_7 Input port
P4_2 to P4_7 Input port
P6 Input port
b19
b0
Interrupt table register (INTB)
Program counter (PC)
User stack pointer (USP)
Interrupt stack pointer (ISP)
Static base register (SB)
Content of addresses 0FFFEh to 0FFFCh
Flag register (FLG)
C
IPL
DZSBOIU
b15
b0
b15
b0
b15
b0
b8
b7
b15
b0
0000h
0000h
0000h
0000h
0000h
0000h
0000h
Data register (R0)
Data register (R1)
Data register (R2)
Data register (R3)
Address register (A0)
Address register (A1)
Frame base register (FB)
00000h
0000h
0000h
0000h
0000h