EasyManuals Logo

Hitachi H8/500 Series User Manual

Hitachi H8/500 Series
459 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #275 background imageLoading...
Page #275 background image
14.3.2 Asynchronous Mode
In asynchronous mode, each character is individually synchronized by framing it with a start bit
and stop bit.
Full duplex data transfer is possible because the SCI has independent transmit and receive
sections. Double buffering in both sections enables the SCI to be programmed for continuous data
transfer.
Figure 14-2 shows the general format of one character sent or received in the asynchronous mode.
The communication channel is normally held in the mark state (High). Character transmission or
reception starts with a transition to the space state (Low).
The first bit transmitted or received is the start bit (Low). It is followed by the data bits, in which
the least significant bit (LSB) comes first. The data bits are followed by the parity bit, if present,
then the stop bit or bits (High) confirming the end of the frame.
In receiving, the SCI synchronizes on the falling edge of the start bit, and samples each bit at the
center of bit (at the 8th cycle of the internal serial clock, which runs at 16 times the bit rate).
1. Data Format: Table 14-7 lists the data formats that can be sent and received in asynchronous
mode. Eight formats can be selected by bits in the SMR.
Figure 14-2 Data Format in Asynchronous Mode
Start bit D0 D1 Dn Parity bit Stop bit
Idle state
One character
1 bit 7 or 8 bits 0 or 1 bit 1 or 2 bits
260
Downloaded from Elcodis.com electronic components distributor

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Hitachi H8/500 Series and is the answer not in the manual?

Hitachi H8/500 Series Specifications

General IconGeneral
BrandHitachi
ModelH8/500 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals