The PowerPC Core
6-4
MPC823e REFERENCE MANUAL
MOTOROLA
CORE
6
6.2.2 Basic Instruction Pipeline
Figure 6-3 illustrates the basic instruction pipeline timing.
6.3 SEQUENCER UNIT
The instruction sequencer is the heart of the core. It controls data flow among execution
units and register files, implements the basic instruction pipeline, fetches instructions from
the memory system and issues them to available execution units, and maintains a state
history so it can back up the machine in the event of an exception. The sequencer data path
is illustrated in Figure 6-4. In addition, the sequencer implements all branch processor
instructions, including flow control and condition register instructions.
Figure 6-3. Basic Instruction Pipeline Timing Diagram
FETCH
DECODE
READ + EXECUTE
WRITE BACK
L ADDRESS DRIVE
L DATA
LOAD WRITE BACK
BRANCH DECODE
BRANCH EXECUTE
I1 I3I2
I1 I2
I1 I2
I1 I2
I1
I1
I1
I1
LOAD
STORE