Reset
4-10
MPC823e REFERENCE MANUAL
MOTOROLA
RESET
4
4.3.1.1 HARD RESET CONFIGURATION WORD.
The hard reset configuration word is
sampled from the data bus. At reset, the bits will determine the default values of the
corresponding bits in the SIUMCR, IMMR, and MSR.
EARB—External Arbitration
If this bit is set (1), external arbitration is assumed. If it is cleared (0), then internal arbitration
is performed. See
Section 12 System Interface Unit
for more information.
IIP—Initial Interrupt Prefix
This bit defines the initial value of the MSR
IP
immediately after reset. The MSR
IP
bit defines
the interrupt table location. If IIP
is zero (default), the MSR
IP
initial value is one, but if it is
sampled one, the MSR
IP
initial value is zero.
Bits 2, 6, and 15—Reserved
These bits are reserved and must be left open.
BDIS—Boot Disable
0 = The memory controller is activated after reset so that it matches all addresses.
1 = The memory controller is not activated after reset, but it is cleared.
BPS—Boot Port Size
This field defines the port size of the boot device.
00 = 32-bit port size.
01 = 8-bit port size.
10 = 16-bit port size.
11 = Reserved.
HARD RESET CONFIGURATION WORD
BIT
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
FIELD
EARB IIP RES BDIS BPS RES ISB DBGC DBPC EBDF RES
DEFAULT
00000000000
BIT
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
FIELD
RESERVED
DEFAULT
0
NOTE: The default value is due to the internal pull-down resistor on the data bus.