EasyManua.ls Logo

Renesas RL78/G1H - Port 3; Port 4; Port 6; Port 7

Renesas RL78/G1H
941 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RL78/G1H CHAPTER 5 PORT FUNCTIONS
R01UH0575EJ0120 Rev. 1.20 Page 70 of 920
Dec 22, 2016
5.2.4 Port 3
Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using
port mode register 3 (PM3). When the P30, P31 pins are used as input ports, use of on-chip pull-up resistors can
be specified by pull-up resistor option register 3 (PU3).
This port can also be used for external interrupt request input.
Reset signal generation sets port 3 to input port.
P30 pin is used for internal connection between the MCU and RF transceiver. For details, see CHAPTER 2
CONNECTION BETWEEN MCU AND RF TRANSCEIVER. .
5.2.5 Port 4
Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using
port mode register 4 (PM4). When the P40 pin is used as an input port, use of an on-chip pull-up resistor can be
specified by pull-up resistor option register 4 (PU4).
This port can also be used for data I/O for a flash memory programmer/debugger.
Reset signal generation sets port 4 to input port.
5.2.6 Port 6
Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using
port mode register 6 (PM6).
The output of the P60 to P63 pins is N-ch open-drain output (6 V tolerance).
This port can also be used for serial interface data I/O and clock I/O.
Reset signal generation sets port 6 to input port.
5.2.7 Port 7
Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using
port mode register 7 (PM7). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-
bit units by pull-up resistor option register 7 (PU7).
Output from the P71 pin can be specified as N-ch open-drain output (V
DD tolerance) using port output mode
register 7 (POM7).
This port can also be used for serial interface data I/O, clock I/O, and external interrupt request input.
Reset signal generation sets port 7 to input port.
5.2.8 Port 8
Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units using
port mode register 8 (PM8). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-
bit units by pull-up resistor option register 8 (PU8).
Input to the P80 and P81 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units
using port input mode register 8 (PIM8).
Output from the P80 to P82 pin can be specified as N-ch open-drain output (V
DD tolerance) in 1-bit units using
port output mode register 8 (POM8).
Reset signal generation sets port 8 to input port.

Table of Contents

Related product manuals