Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 83
UG586 November 30, 2016
www.xilinx.com
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
Simulation Flow Using Vivado Simulator
1. In the Open IP Example Design Vivado project, under Flow Navigator, select
Simulation Settings (Figure 1-46).
2. Under the Simulation tab as shown in Figure 1-46, set the xsim.simulate.runtime
as 1 ms (there are simulation RTL directives which stop the simulation after a certain
period of time, which is less than 1 ms). Apply the settings and select OK.
X-Ref Target - Figure 1-46
Figure 1-46: Simulation with Vivado Simulator
Send Feedback

Xilinx Zynq-7000 Specifications

General

Brand	Xilinx
Model	Zynq-7000
Category	Motherboard
Language	English